

09-05-00

Certificate of Mailing By "U.S. Express Mail" Under 37 C.F.R. 1.10(c)

"EXPRESS MAIL" Mailing Label Number: EL628428303US Date of Deposit 9/5/2000

I hereby certify that this paper and/or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner For Patents, Washington, DC 20231.

Name: Marizza Kidd

Signature: [Signature] 9/5/2000
Signature Date

Docket No. : **SAND-P003****APPLICATION TRANSMITTAL LETTER**

Assistant Commissioner of Patents
United States Patent and Trademark Office
Washington, D.C. 20231
ATTN: BOX PATENT APPLICATION

Sir:

Transmitted herewith for filing is the patent application of
Inventor(s): **McCARTHY, et al.**
Entitled: **METHOD FOR COORDINATING INFORMATION FLOW
BETWEEN COMPONENTS**
16 No. pages of specification, including title page, claims and abstract
4 No. sheets of X informal, formal drawings

Also enclosed are:

- X Executed Combined Declaration and Power of Attorney for Patent Application
X An Original Executed Assignment of the Application
X Form PTO-1595 (Recordation Cover Sheet for Assignment)
X Verified Statement Claiming Small Entity Status with Cover Sheet
 An Information Disclosure Statement (Form PTO-1449A and Form PTO-1449B)
 A copy of References cited in Information Disclosure: documents

FEES DUE

The fees due for filing the application pursuant to 37 C.F.R. 1.16 and for recording the Assignment, if any, are determined as follow:

CLAIMS					
	No. of Claims		Extra Claims	Rate	Fees
Basic Application Fee (\$690 large entity; \$345 small entity)					\$ 345.00
Total Claims	25	Minus 20 =	5	X \$18 = X \$ 9 (small) =	45.00
Total Independent Claims	8	Minus 3 =	5	X \$78 = X \$39 (small) =	195.00
If Multiple Dependent Claims are presented, add \$260.00 or \$130.00(small)					
If Assignment enclosed, add Assignment Recording Fee \$40.00					40.00
TOTAL APPLICATION FEE DUE					\$ 625.00

PAYMENT OF FEES

The full fee due in connection with this communication is
and is provided as follows:

\$ 625.00

_____ The Commissioner is hereby authorized to charge the fees associated with this communication or credit any overpayment to **Deposit Account No: 500482**. A duplicate copy of this authorization is enclosed.

X A Check No. 10277 for the above specified full fee is enclosed. However, in case Applicant inadvertently miscalculated any required fee, the Commissioner is hereby authorized to charge the necessary additional amount associated with this communication or credit any overpayment to **Deposit Account No: 500482**. A duplicate copy of this authorization is enclosed.

This application is filed pursuant to 37 C.F.R. 1.53 in the name of the above-identified Inventor(s).

Please direct all correspondence concerning the above-identified application to the following address:

FERNANDEZ & ASSOCIATES, LLP
PATENT ATTORNEYS
PO BOX D
MENLO PARK, CA 94026-6204
(650) 325-4999
(650) 325-1203 : FAX
EMAIL: *iploft@iploft.com*



22877
PATENT TRADEMARK OFFICE

Respectfully submitted,


DENNIS S. FERNANDEZ, ESQ.
Reg. No. 34,160

9/5/2000

Date

Jc841 U.S. PTO
09/654718
09/05/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: (Not yet assigned)
Filed on: _____Patent No.: (Not yet assigned)
Issued on: (Not yet assigned)Title: **METHOD FOR COORDINATING INFORMATION FLOW BETWEEN COMPONENTS**Inventor(s): **McCARTHY, et al.****VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS**
(37 CFR 1.9(f) and 1.27(c) -- SMALL BUSINESS CONCERN)

I hereby declare that I am

_____ the owner of the small business concern identified below:

X an official of the small business concern empowered to act on behalf of the concern identified below:

Name of Small Concern:

SANDCRAFT INCORPORATED

Address of Small Concern:

**3003 Bunker Hill Lane, Suite 101
Santa Clara, CA 95054**

I hereby declare that the above identified small business concern qualifies as a small business concern, as provided in 37 CFR 1.9(d), for purpose of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons.

I hereby declare that the rights under contract or law have been conveyed to, and remain with, the concern identified above with regard to the invention described in

X the specification filed herewith, with title and inventor(s) as listed above.
 _____ the application identified above.
 _____ the patent identified above.

If the rights held by the above identified concern are not exclusive, each individual, concern, or organization having rights in the invention is listed below and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c), it that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

Each person, concern or organization having any rights in the invention in addition to the above identified concern is listed below:

Name DOMINIC P. MCCARTHYJACK CHOQUETTEAddress 1435 BRADDALE AVE, LOS ALTOS CA 94024822 TULANE DRIVE MOUNTAIN VIEW CA 94040

_____ Individual X Small Business _____ Nonprofit Organization

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee

Application
For
United States Non-Provisional Utility Patent

Title:

**METHOD FOR COORDINATING INFORMATION FLOW BETWEEN
COMPONENTS**

Inventors:

**Dominic Paul McCarthy, residing at 1435 Braddale Ave. Los Altos, CA 94024,
Citizen of the United Kingdom;**

**Jack Choquette, residing at 822 Tulane Dr. Mountain View, CA 94040, Citizen of
the United States**

METHOD FOR COORDINATING INFORMATION FLOW BETWEEN COMPONENTS

FIELD OF INVENTION

The invention pertains to the field of coordination of the flow of data between components of an integrated system, particularly multi-step protocols used by systems with multiple functional units.

BACKGROUND

The ability to reduce the physical size of integrated circuits (chips) has led to more combinations of functions on a single chip. Design methodologies have arisen that teach combining pre-existing functional components using standardized bus-based interconnection techniques. These bus-based interconnection techniques are inherently inefficient and unable to scale as system complexity increases.

One limiting factor of bus-based interconnection techniques is bus contention. Bus contention occurs when multiple components attempt to use simultaneously a shared bus. Arbitration protocols determine the allocation of the shared bus. These allocation protocols are performed in real-time on demand. To avoid increasing the latency of access to the bus, the allocation protocols must be kept simple so that rapid computation is facilitated. Many allocation techniques are well known in the art, including: first-come first-served, round-robin, rate monotonic, various weighted prioritization schemes and others.

Another limiting factor of bus-based interconnection techniques is lack of scalability. There are two well-known techniques for scaling bus architectures.

One scaling technique is to increase the performance of a single bus through higher clock rates and increased width. This technique is expensive. The physical realization of a bus in a particular manufacturing process serves to place an upper limit on its clock rate. Additional performance increases require a wider bus, consuming greater amounts of expensive chip area. Furthermore, wide buses are ineffective on small transfers, serving to limit performance increases. An additional burden of this scaling technique is that every component connected to the bus requires redesign.

Another scaling technique is multiple buses. This technique is difficult in practice. A principal difficulty is scheduling transfers across the multiple buses. Similar to the case of a single bus, the scheduling algorithm must be simple in order to facilitate its computation to avoid introducing delay. The required simplicity of the algorithm reduces its effectiveness.

Another limiting factor in bus-based methodologies is the lack of a unified scheduling capability. The existing methodologies lack a coherent mechanism for an individual component to adapt its communication requirements to the capabilities of the system in which it is placed. System designers are forced to create ad-hoc mechanisms to regulate the communication demands of individual components and to integrate them into the overall system.

A communications technique is required that is efficient and scales well as system complexity increases.

SUMMARY OF THE INVENTION

An efficient technique is provided which moves the decisions about the scheduling of transfers from individual components with an arbitration mechanism to one or more centralized scheduling processors. Scheduling decisions are made in advance by the processors and then communicated to the participating components using a transaction protocol. The transaction protocol allows the scheduling processor to create chained sequences of transfers. The elements of each chained sequence can then be performed by the individual components without additional communication with the scheduling processor.

DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates the architecture of the communication system.

Figure 2 illustrates a write command.

Figure 3 illustrates a write command with notification command.

Figure 4 illustrates a request for write with notification command.

Figure 5 illustrates a wait for condition command.

Figure 6 illustrates a chained command sequence.

Figure 7 illustrates a forwarded command sequence.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A method for coordinating information flow between components is disclosed. In the following descriptions, numerous specific details are set forth, such as the specific rendering of the implementation, in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known circuits, control logic and coding techniques have not been shown in detail, in order to avoid unnecessarily obscuring the present invention.

Figure 1 depicts the architecture of a system. A plurality of components 20, 30 and 40 are connected to routing fabric 10. Routing fabric 10 provides the communication pathways between components 20, 30 and 40. In the preferred embodiment, routing fabric 10 is point-to-point, however, it can be constructed using any interconnection scheme. Interconnection schemes found in the art include shared bus, multiple shared buses, hierarchical buses, point-to-point, banyan tree and others. It should be understood that the principles of the disclosed invention are equally applicable to systems with more than three components and zero or more scheduling processors.

Components perform computations on data. Many forms of components are well known in the art including vector processors, MPEG encoders and decoders, audio decoders, graphics rasterizers, network processing engines, digital signal processing engines and others. Data and commands are transferred between components via routing

fabric 10. Component computations and inter-component transfers are the principal system resources that must be scheduled for the system to operate efficiently. The usage of resources is directed by one or more centralized schedules. A centralizing schedule allows computations and transfers between multiple components to be optimized over a time horizon.

One or more of the components is given the responsibility of scheduling. In the preferred embodiment, component 20 performs the scheduling function in addition to any other computations and will be known as schedule processor 20. Schedule processor 20 determines the allocation of resources over a time horizon, creating a schedule. Schedule processor 20 may use any of the widely known scheduling methods including static, dynamic, adaptive, goal-directed, pre-emptive, rate monotonic and others. In the preferred embodiment, schedule processor 20 is a microprocessor executing a program. One alternate embodiment of schedule processor 20 is a state machine following one or more fixed schedules provided by a designer.

There are three types of commands: write, request for write, and wait for condition. Each command consists of a transfer of command information and, optionally, data between two components using routing fabric 10. Commands may instruct the receiving component to create and issue a subsequent command to a third component once the initiating command is completed. Commands may instruct the receiving component to perform computation. Commands may instruct the receiving component to perform computation and then issue a subsequent command. Components may receive

multiple commands, storing them until they can be performed. All command transfers are unidirectional, allowing the sender to proceed without an acknowledgement from the receiver.

The write command moves data and/or status between two components. Figure 2 illustrates the write command. Initiator component 100 sends write command 120 through routing fabric 10 to destination component 110. Write command 120 may convey any combination of data, status or instruction to perform computation to destination component 110.

The write command may, upon completion, optionally generate a second write command. The second write command may be used to notify another component of the completion status of the first write command. Figure 3 illustrates a write with notification sequence. Initiator component 300 sends the first write command 330 through routing fabric 10 to destination component 310. Upon completion of write command 330, destination component 310 sends the second write command 340 to acknowledge component 320 through routing fabric 10. It may be advantageous for acknowledge component 320 and initiating component 300 to be the same component.

The request for write command issued by an initial component instructs a second component to initiate a write operation to a third component. The completion of the write operation between the second and third components may request initiation of a notification write operation to a fourth component. Figure 4 illustrates a request for write

command sequence. Initiator component 400 sends request for write command 440 through routing fabric 10 to target component 410. Request for write command 440 contains at least operation 470, destination address 480, and optionally acknowledge address 490. Operation 470 directs target component 410 to send write command 450 to destination component 420 through routing fabric 10, using destination address 480. If notification was requested then upon completion of write command 450, destination component 420 sends notification write command 460 to acknowledge component 430 through routing fabric 10, using acknowledge address 490. This sequence does not require four different components: it is possible for one component to participate in the request for write sequence more than once. In some cases, destination component 420 is the same as initiating component 400. In other cases, acknowledge component 430 is the same as initiating component 400. Other combinations of a single component participating in a request for write command sequence more than once are possible.

The wait for condition command issued by a first component instructs a second component to suspend processing until a specific condition occurs. Specific conditions to be awaited by a component include completion of component computation, receipt of a notification write command from another component, receipt of status from other specified components and others. Figure 5 illustrates a wait for condition command. Initiating component 500 sends a wait for condition command 520 to target component 510 through routing fabric 10. Target component 510 suspends processing of commands until the condition specified in wait for condition command 520 is satisfied. Similar to

the write command, the wait for condition command optionally initiates a status notification write operation to a third component (not shown).

Chained sequences of computation by components and data transfer between components can be created by combining write, request for write and wait for condition commands. Figure 6 illustrates a chained command sequence wherein two blocks of data residing in two components are transferred to a third component for computation. The computation will not begin until both blocks of data have been received. Schedule processor 600 issues four commands. First, request for write command 640 is sent to target 610. Request for write command 640 directs target component 610 to send write command 670 to destination component 630, providing one block of input data. Second, request for write command 650 is sent to target component 620. Request for write command 650 directs target component 620 to send write command 660 to destination component 630, providing the other block of input data. Third, wait for condition command 680 is sent to destination component 630. Wait for condition command 680 indicates that destination component 630 is to wait until the completion of write command 660. Fourth, wait for condition command 690 is sent to destination component 630. Wait for condition command 690 indicates that destination component 630 is to wait until the completion of write command 670, begin computation on input data, and send notification write operation 695 to schedule processor 600.

Due to the ability of components to store commands, Schedule processor 20 is able to issue all four commands without waiting for any of the specified operations to

actually be started or completed. Immediately after issuing the four commands, schedule processor 20 can proceed with determining and specifying the next chain of commands to be scheduled. No further communication between schedule processor 20 and components 610, 620 and 630 is required to complete the chained sequence.

The chained sequence operates correctly regardless of the order of execution of the two write commands 660 and 670. This means that the chained sequence is insensitive to issues such as delay and jitter in routing fabric 10. Furthermore, the sequence operates correctly regardless of the sizes of the two blocks of data.

Another capability created by combining write and request for write commands is command forwarding. In command forwarding, a first component may receive a request for write command that it is unable to perform but which could be performed by a second component. The first component issues a second request for write command to the second component, directing the second component to supply the requested data in accordance with the first request for write command. Figure 7 illustrates an example of command forwarding. Requesting component 700 issues a request for write command 730 to expected source component 710, specifying requesting component 700 as the destination of the write operation. Expected source component 710 determines that actual source component 720 is able to satisfy request for write command 730. Expected source component 710 issues request for write command 740 to actual source component 720, specifying requesting component 700 as the destination of the write operation.

Actual source component 720 receives request for write command 740, subsequently issuing write command 750 to provide the requested data to requesting component 700.

Combinations of write, request for write and wait for condition commands, creating chained sequences of commands, provide schedule processor 20 with the capability of coordinating computations and inter-component data transfers in a system. Multiple chained command sequences can be issued and executed simultaneously in the system. Combining chained sequences of differing lengths and differing utilization of system resources to achieve system goals is a task for schedule processor 20.

Command chaining reduces the amount of communication between schedule processor 20 and the components of the system. This reduction in communication allows a schedule processor more time to evaluate each scheduling decision or to scale to a larger number of components. Schedule processing need not be concentrated in a single component: it can be divided and distributed among other components in the system allowing further scaling.

In the foregoing specification, the invention has been described with reference to a specific exemplary embodiment and alternative embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative, rather than a restrictive, sense.

CLAIMS

What is claimed is:

1. A method for scheduling communication comprising the steps of:
sending a transfer command to a first component;
transferring data from said first component to a second component;
notifying a third component by said second component upon completion of said
transferring data step;
wherein said transfer command identifies said second and said third components.
2. The method of claim 1 wherein said transfer command is sent by a schedule
processor.
3. The method of claim 2 wherein said schedule processor further comprises:
a microprocessor executing program code.
4. A method of controlling system operation comprising the steps of:
sending a first command to a first component;
sending a second command to a second component;
notifying said second component upon completion of said first command;
initiating execution of said second command upon completion of said notifying step.
5. The method of claim 4 wherein said sending a first command and said sending a
second command step can occur in any order.
6. The method of claim 5 wherein said sending a first command and said sending a
second command are performed by a scheduler.

7. The method of claim 6 wherein said scheduler further comprises a microprocessor executing a program.
8. A method controlling system operation comprising the steps of:
 - receiving a first command by a first component;
 - receiving a second command by a second component;
 - performing said first command;
 - notifying said second component upon completion of said performing step; and
 - initiating said second command upon completion of said notifying step.
9. The method of claim 8 wherein said receiving a first command, said receiving a second command, and said performing steps can occur in any order.
10. The method of claim 9 further comprising the steps of:
 - sending said first command by a scheduler; and
 - sending said second command by said scheduler.
11. The method of claim 10 wherein said scheduler further comprises:
 - a microprocessor executing a program.
12. A method of controlling a system comprising the steps of:
 - constructing a transfer command by a scheduler;
 - sending said transfer command to a first component;
 - wherein said transfer command further comprises;
 - a destination address identifying a second component; and
 - a notification address identifying a third component.
13. The method of claim 12 where said scheduler further comprises a microprocessor executing program code.

14. A method of command forwarding comprising the steps of:
- receiving a first command by a first component;
 - determining said first command must be sent to a second component; and
 - forwarding said first command to said second component.
15. The method of claim 14 further comprising the step of:
- constructing said first command by a scheduler.
16. The method of claim 15 wherein said scheduler comprises a microprocessor
- executing a program.
17. A system for controlling communication comprising:
- a first component;
 - a second component;
 - a routing fabric providing communication between said first and second components;
 - a message sent by said first component to said second component through said routing fabric;
 - wherein said message further comprises:
 - a first routing fabric address.
18. The system of claim 17 wherein said message further comprises:
- an operation;
 - wherein said operation directs said second component to transfer data through said routing fabric using said first routing fabric address.
19. The system of claim 18 where said message further comprises:
- a second routing fabric address.

20. The system of claims 17, 18, or 19 wherein said first component further comprises a
microprocessor executing program code.
21. Machine readable media comprising:
program code to construct and send a message to a first component through a routing
fabric;
wherein said message further comprises:
a first routing fabric address; and
an operation directing said first component to transfer data through said routing fabric
to said first routing fabric address.
22. The machine readable media of claim 21 wherein said message further comprises:
a second routing fabric address.
23. A method of controlling a system comprising the steps of:
receiving a transfer command by a first component;
sending data from said first component to a first address of a second component;
wherein said transfer command contains at least said first address.
24. The method of claim 23 wherein said transfer command further comprises a second
address of a third component.
25. The method of claim 24 further including the step of:
notifying said third component using said second address upon completion of said
sending data step.

ABSTRACT

A method of efficiently coordinating the communication of data and commands between multiple entities in a system is disclosed. A transaction protocol enabling centralized scheduling of chains of data transfers in a system is disclosed.

DRAWINGS




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

Forwarded Command Sequence




Figure 7

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, postal address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original first and joint inventor (if multiple names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR COORDINATING INFORMATION FLOW BETWEEN COMPONENTS

the specification of which is attached hereto unless the following information is indicated:

_____ was filed on _____;
 as United States Application Number or PCT International Application Number _____;
 and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendments referred to above.

I acknowledge the duty to disclose information that is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified, as so indicated below, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)	Priority Claimed
_____	_____ Yes _____ No
(Application No.) (Country)	(Day/Month/Year Filed)

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

_____	_____
(Application No.)	(Day/Month/Year Filed)

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information that is material to patentability as defined in 37 C.F.R. 1.56 that became available between the filing date of the prior application and the national or PCT International filing date of this application.

_____	_____	_____
(Application No.)	(Day/Month/Year Filed)	(Status - patented, pending, abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

DENNIS S. FERNANDEZ, REG. NO. 34,160

PETER C. SU, REG. NO. 43,939

Send Correspondence and Communications to:


DENNIS & IRENE FERNANDEZ LLP
PATENT ATTORNEYS
1047 EL CAMINO REAL, SUITE 201
MENLO PARK, CA 94025


(650) 325-4999
(650) 325-1203 : FAX
EMAIL: iploft@iploft.com



22877
PATENT TRADEMARK OFFICE

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and beliefs are believed to be true; and further that these statements were made with knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: DOMINIC PAUL MCCARTHY	
Inventor's signature 	Date 9/1/00
Residence: 1435 Braddale Avenue, Los Altos, CA 94024	
Citizenship: UNITED KINGDOM	
Postal Address: SAME AS RESIDENCE	

Full name of sole or first inventor: JACK CHOQUETTE	
Inventor's signature 	Date 9/1/00
Residence: 822 Tulane Drive, Mountain View, CA 94040	
Citizenship: USA	
Postal Address: SAME AS RESIDENCE	